



N-Channel Enhancement Mode Field Effect Transistor


● Features

- N-channel, normal level
- Very low on-resistance $R_{DS(on)}$
- 150 °C operating temperature
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC for target application
- Ideal for high-frequency switching and synchronous rectification


● Product Summary

V_{DS}	V_{GS}	Test Conditions	$R_{DS(on)}$
60V	$\pm 20V$	5A@ $V_{GS}=10V$	35mR
		4.5A@ $V_{GS}=4V5$	40mR

● Pin Configurations(TO252)



Top View



N-Channel MOSFET

● Absolute Maximum Ratings $T_A=25^{\circ}C$ unless otherwise noted

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DSS}	60	V
Gate-Source Voltage	V_{GSS}	± 20	V
Drain Current	Continuous	5 ^(1A) 20 ^(1B)	A
	Pulse	I_{DM}	
Total Power Dissipation ^(note1)	P_D	0.8 ^(1A) 25 ^(1B)	W
		Operating and Storage Junction Temperature Range	

Notes

- 1A、Surface Mounted on 1x1FR4 Board.
- 1B、Pulse width limited maximum junction temperature Pulse test: $PW \leq 300 \mu s$ duty cycle $\leq 2\%$
- 2、The value of P_D is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^{\circ} C$. The value in any given application depends on the user's specific board design. The current rating is based on the DC thermal resistance rating and PCB layout: A. Minimum footprint; B. With additional heat sink.
- 3、Repetitive rating, pulse width limited by junction temperature



● **Electrical Characteristics (T_A=25°C unless otherwise noted)**

Parameter ^(note2)	Symbol	Test Conditions	Min	Typ	Max	Unit
Drain–Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA	60	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60 V, V _{GS} = 0 V	--	--	1	μA
Gate–Body Leakage	I _{GSS}	V _{GS} = ± 20 V, V _{DS} = 0 V	--	--	±100	nA
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250 μA	1	1.4	3	V
Static Drain–Source On–Resistance	R _{DS(ON)}	V _{GS} = 10 V, I _D = 5.0 A	--	35	41	mR
		V _{GS} = 4.5 V, I _D = 4.5 A	--	40	55	
Input Capacitance	C _{ISS}	V _{DS} = 10 V, V _{GS} = 0 V, F = 1MHz	--	1180	--	pF
Output Capacitance	C _{OSS}		--	170	--	
Reverse Transfer Capacitance	C _{RSS}		--	100	--	
Turn–On Delay Time	T _{D(ON)}	V _{GS} = 10V, V _{DS} = 30V, R _L = 5.4R, R _{GEN} = 3R, I _D = 5.5A	--	--	25	nS
Turn–On Rise Time	T _R		--	--	70	
Turn–Off Delay Time	T _{D(OFF)}		--	--	300	
Turn–Off Fall Time	T _F		--	--	150	
Diode Forward Voltage	V _{SD}		V _{GS} = 0 V, I _S = 2 A	0.5	0.77	

1. The value of PD is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A = 25° C. The value in any given application depends on the user's specific board design. The current rating is based on the DC thermal resistance rating and PCB layout: A. Minimum footprint; B. With additional heat sink.
2. Repetitive rating, pulse width limited by junction temperature



● TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance




Figure 4. On-Resistance vs. Threshold Voltage




Figure 5. On-Resistance vs. Temperature







Figure 6. Gate Threshold Vs. Temperature



● Package Information

SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.