



-100V P-Channel MOSFET


● Features

- 100V/-18A ,
- $R_{DS(ON)} < 100m\Omega @ V_{GS} = -10V$
- Lead Free Available (RoHS Compliant)

● General Description

The FS2245 combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. this device is well suited for high current load applications.

● Pin Configuration



● Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	-100	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	$T_A=25^\circ C$	-18
		$T_A=70^\circ C$	-12
Pulsed Drain Current ^{note}	I_{DM}	-72	A
Avalanche energy $L=1mH$ ^{note}	E_{AS}, E_{AR}	722	mJ
Power Dissipation ^{note}	P_D	$T_A=25^\circ C$	50
		$T_A=70^\circ C$	25
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ C$

Thermal Characteristics					
Parameter	Symbol	Typ	Max	Units	
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	17	26	$^\circ C/W$	t ≤ 10s
Maximum Junction-to-Ambient ^{A D}					
Maximum Junction-to-Lead		2.5	3		

Note:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec. Pulse Test: Pulse Width ≤ 300 μ s, Duty Cycle ≤ 2%.
3. EAS condition: $T_J=25^\circ C, V_{DD}=-30V, V_G=-10V, L=1mH, R_g=25 \Omega, I_{AS}=38A$



● Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=-250\mu\text{A}$, $V_{GS}=0\text{V}$	-100			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-100\text{V}$, $V_{GS}=0$	$T_A=25^\circ\text{C}$	-0.002	-1	μA
			$T_A=55^\circ\text{C}$		-5	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 20\text{V}$			± 0.1	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=-250\mu\text{A}$	-1.0	-1.9	-3.0	V
$I_{D(ON)}$	On state drain current ^{note}	$V_{GS}=-10\text{V}$, $V_{DS}=-5\text{V}$	50			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=-10\text{V}$, $I_D=-20\text{A}$, $T_A=25^\circ\text{C}$		85	100	m Ω
		$V_{GS}=-4.5\text{V}$, $I_D=-10\text{A}$	-	--	--	
g_{FS}	Forward Trans conductance	$V_{DS}=-10\text{V}$, $I_D=-20\text{A}$		25		S
V_{SD}	Diode Forward Voltage	$I_S=-1\text{A}$, $V_{GS}=0\text{V}$		-0.75	-1.2	V
I_S	Maximum Body-Diode Continuous Current				-12	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}$, $V_{DS}=-30\text{V}$, $f=1\text{MHz}$		2460		μF
C_{oss}	Output Capacitance		615			
C_{rss}	Reverse Transfer Capacitance		246			
R_g	Gate resistance	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V}$, $f=1\text{MHz}$		6	10	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=-10\text{V}$, $V_{DS}=-30\text{V}$, $I_D=-12\text{A}$		55.5		nC
$Q_g(4.5\text{V})$			35			
Q_{gs}			Gate Source Charge	16		
Q_{gd}			Gate Drain Charge	19		
$t_{D(on)}$	Turn-On Delay Time	$V_{GS}=-10\text{V}$, $V_{DS}=-30\text{V}$, $R_L=2.5\Omega$, $R_{GEN}=3\Omega$		15		ns
t_r	Turn-On Rise Time		17			
$t_{D(off)}$	Turn-Off Delay Time		40			
t_f	Turn-Off Fall Time		45			
t_{rr}	Body Diode Reverse Recovery Time	$I_F=-12\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$		50	65	
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=-12\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$		59		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B: The power dissipation P_D is based on $T_{J(MAX)}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}=175^\circ\text{C}$.

D: The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F: These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=175^\circ\text{C}$.

G: The maximum current rating is limited by bond-wires.

H: These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The SOA curve provides a single pulse rating.

*This device is guaranteed green after data code 8X11 (Sep 1ST 2008).



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)








Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

